

UNITED STATES PATENT AND TRADEMARK OFFICE

ss)

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/881,672 06/18/2001		06/18/2001	Takeshi Kuribayashi	2001_0771 7635		
513	7590	08/19/2004	EXAMINER			
WENDERO 2033 K STR	•	ID & PONACK, L	NORRIS, J	NORRIS, JEREMY C		
SUITE 800	EDI IV. V	·•	ART UNIT	PAPER NUMBER		
WASHING	TON, DC	20006-1021	2841	2841		

DATE MAILED: 08/19/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

^
// N
แก
V٧

		Application	on No.	Applicant(s)				
		09/881,67	2	KURIBAYASHI ET AL.				
	Office Action Summary	Examiner		Art Unit				
		Jeremy C.	Norris	2827	1			
	The MAILING DATE of this communication ap	pears on the	cover sheet with the c	orrespondence add	ress			
Period fo	r Reply ORTENED STATUTORY PERIOD FOR REPL	Y IS SET TO	O EXPIRE 3 MONTH	(S) FROM				
THE I - Exter after - If the - If NO - Failu	MAILING DATE OF THIS COMMUNICATION. Issions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statutely received by the Office later than three months after the mailing days and the patent term adjustment. See 37 CFR 1.704(b).	136(a). In no even ply within the statude will apply and will te, cause the apple.	int, however, may a reply be tin story minimum of thirty (30) day I expire SIX (6) MONTHS from ication to become ABANDONE	nely filed /s will be considered timely. In the mailing date of this com ED (35 U.S.C. § 133).	nmunication.			
Status	, , , , , , , , , , , , , , , , , , , ,							
1)⊠	Responsive to communication(s) filed on 04 u	June 2004.						
· —		is action is n	on-final.					
3)								
	closed in accordance with the practice under	Ex parte Qu	ayle, 1935 C.D. 11, 45	53 O.G. 213.				
Dispositi	on of Claims							
4)🛛	Claim(s) 26-36 and 48 is/are pending in the a	pplication.			•			
	4a) Of the above claim(s) is/are withdra		nsideration.					
5)	Claim(s) is/are allowed.							
6)⊠	Claim(s) 26-36 and 48 is/are rejected.							
7)	Claim(s) is/are objected to.							
8)□	Claim(s) are subject to restriction and/	or election re	equirement.					
Applicati	on Papers							
9)□	The specification is objected to by the Examin	ier.						
	The drawing(s) filed on 18 June 2001 is/are: a		ed or b) objected to	by the Examiner.				
,—	Applicant may not request that any objection to the	-	•	•				
,	Replacement drawing sheet(s) including the correct		•	, ,	₹ 1.121(d).			
11)	The oath or declaration is objected to by the E							
Priority u	nder 35 U.S.C. § 119							
	Acknowledgment is made of a claim for foreign	n priority und	ler 35 U.S.C. § 119(a))-(d) or (f).				
a)[☑ All b)☐ Some * c)☐ None of:							
	1. Certified copies of the priority documen							
	2. Certified copies of the priority documen							
	3. Copies of the certified copies of the price			ed in this National S	tage			
+ 0	application from the International Burea	•	` ''					
* S	ee the attached detailed Office action for a list	t of the certif	ied copies not receive	;d.				
Attachment			<u></u>					
	e of References Cited (PTO-892)		4) Interview Summary					
3) 🔯 Inform	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 · No(s)/Mail Date <u>4</u> .	3)	Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:		152)			
S. Patent and Tr TOL-326 (Re		Action Summar	у	Part of Paper No./Mail	Date 0804			
			-		 •			

DETAILED ACTION

Allowable Subject Matter

The indicated allowability of claims 31 and 32 is withdrawn in view of the newly discovered reference(s) discussed below. Rejections based on the newly cited reference(s) follow.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 26, 30, 31, 32, 34, and 36 are rejected under 35 U.S.C. 102(e) as being anticipated by US 5,512,712 (hereafter lwata).

lwata discloses, referring to figures 1 & 2, an electronic component (10) to be mounted on a printed board, said electronic component comprising; an electrical connecting surface; a plurality of electrical connecting portions (20b) provided on said electrical connecting surface in arrangement positions within a contour of said electronic component; and at least one recognition mark (40, 20a) located on a surface of the electronic component and serving as a reference for the arrangement positions of said electrical connecting portions (see col. 3, lines 20-25)[claim 26]. Regarding the limitation that the device is "to be mounted on a printed board", this limitation has been

considered only to the extent that any alleged prior art must be capable of performing this intended use. In the instant rejection, it is the Examiner's position that the device of lwata could indeed be mounted on a printed such as in a motherboard – daughterboard combination as is common in the art. Since there is no structural difference between the claimed invention and the device of lwata and the device of lwata is capable of being mounted on a printed board, the claimed invention is anticipated.

Furthermore, Iwata discloses wherein said recognition mark comprises a projection or a printed symbol [claim 30], wherein said recognition mark includes coded information indicative of said electronic component (see col. 3, lines 10-15) [claim 31], wherein the coded information of said recognition mark is information concerned with a state in which the electrical connecting portions are formed [claim 32], wherein said recognition mark (20a) is formed on said electrical connecting surface simultaneously with said electrical connecting portions [claim 34], wherein said electrical connecting portions (20b) are lands [claim 36].

Claims 26-30, 34, and 35 are rejected under 35 U.S.C. 102(e) as being anticipated by US 5,726,502 (hereafter Beddingfield).

Beddingfield discloses, referring to figures 2-5, an electronic component (32) to be mounted on a printed board (34), said electronic component comprising; an electrical connecting surface; a plurality of electrical connecting portions (42, 52, 62, 72) provided on said electrical connecting surface in arrangement positions within a contour of said electronic component; and at least one recognition mark (38, 54, 64, 74) located on a surface of the electronic component and serving as a reference for the arrangement

positions of said electrical connecting portions (see col. 4, lines 20-45) [claim 26], wherein said at least one recognition mark comprises a pair of recognition marks (54) positioned symmetrically with respect to a center point of said electrical connecting surface, wherein said electrical connecting portions (52) are disposed in an array that surrounds said recognition marks, wherein said at least one recognition mark comprises a plurality of recognition marks (54) that are positioned symmetrically with respect to a center point of said electrical connecting surface [claim 27], wherein said recognition marks are located in a central portion of said electrical connecting surface, and said electrical connecting portions are disposed around said recognition marks [claim 28], wherein said recognition mark is provided on a side of said electrical connecting surface that is adapted to confront a mounting position of the printed board [claim 29], wherein said recognition mark comprises a projection or a printed symbol [claim 30], wherein said recognition mark is formed on said electrical connecting surface simultaneously with said electrical connecting portions (see col. 3, lines 10-20) [claim 34], wherein said electrical connecting portions are solder bumps (see col. 4, lines 10-20) [claim 35]

Claims 26, 30, 33, and 48 are rejected under 35 U.S.C. 102(e) as being anticipated by US 5,805,421 (hereafter Livengood).

Livengood discloses, referring to figures 3a-3e, an electronic component (40) to be mounted on a printed board (43), said electronic component comprising; an electrical connecting surface; a plurality of electrical connecting portions (42) provided on said electrical connecting surface in arrangement positions within a contour of said electronic component; and at least one recognition mark (34, 35) located on a surface of the

Application/Control Number: 09/881,672 Page 5

Art Unit: 2827

electronic component and serving as a reference for the arrangement positions of said electrical connecting portions (see col. 3, lines 20-30) [claim 26], wherein said recognition mark comprises a projection or a printed symbol [claim 30], wherein said recognition mark is located in a corner portion of an opposite side of the electronic component relative to said electrical connecting portion (see figure 3d) [claim 33], wherein the recognition mark does not project from the surface of the electronic component [claim 48].

Response to Arguments

Applicant's arguments with respect to claims 26-36 and 48 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeremy C. Norris whose telephone number is 571-272-1932. The examiner can normally be reached on Monday - Friday, 9:30 am - 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamand Cuneo can be reached on 571-272-1957. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/881,672 Page 6

Art Unit: 2827

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JCSN

KAMAND CUNEO SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800